Journal of Solar Energy Research (JSER)

Journal homepage: www.jser.ut.ac.ir



Asymmetrical Single Phase Reduced Switch Nine Level Inverter with Trinary Sequence DC Input for PV based Renewable Energy Systems

Vijayakumar Arun^{a,*}, Prabhu Sundaramoorthy^b, Thunga Nageswara Prasad^c, Nagarajan Ashokkumar^d

^{a,b,c}Faculty of Electrical and Electronics Engineering, Mohan Babu University, Tirupati, India ^dFaculty of Electronics and Communication Engineering, Mohan Babu University, Tirupati, India

ARTICLE INFO

Article Type:

Keywords:

FFT.

Inverter.

LSPWM

PWM,

THD

Research Article

Received:09.05.2023

Accepted:17.08.2023

Grid-based Multi-Level

ABSTRACT

This paper presents an innovative Asymmetrical Single-Phase Nine Level Inverter (ASRNLI) that stands out among various available configurations. The design achieves a staircase-like voltage pattern with the highest number of levels while utilizing a reduced number of components. Compared to conventional systems, asymmetric multilevel inverters require fewer components yet manage to create a cascade structure with multiple output levels. The ASRNLI configuration consists of two independent DC sources and 10 switches, allowing it to generate any desired level. This setup offers several advantages, including improved output voltage quality attributed to the switches' low blocking voltage. It proves particularly valuable in scenarios where asymmetric DC voltage sources are accessible, such as in modern electric vehicles and AC mini-grids powered by renewable energy sources. To generate gate pulses, the ASRNLI employs the level-shifted pulse width modulation approach. Validation of the suggested ASRNLI configuration was carried out through both MATLAB simulations and the construction of a prototype. The output waveform demonstrated a Total Harmonic Distortion (THD) of 13.50% at the highest fundamental voltage of 400V. Throughout this article, the effectiveness of the ASRNLI configuration is supported by findings from simulations and experimental tests, showcasing its potential as a promising solution for practical applications.

Phase Disposition

1. Introduction

Multilevel inverters (MLIs) have emerged as a prominent option for integrating renewable energy sources. They offer a superior solution for power system requirements that necessitate a high-quality voltage profile. Over the recent years, numerous scholars have introduced innovative MLI configurations. These advancements focus on minimizing the need for non-essential components such as switches, gate drivers, and auxiliary power supplies, while enhancing overall performance.

*Corresponding Author Email: varunpse@yahoo.com

Cite this article: Arun, V., Sundaramoorthy, P., Nageswara Prasad, T., & Kumar, A. (2023). Asymmetrical Single Phase Reduced Switch Nine Level Inverter with Trinary Sequence DC Input for PV based Renewable Energy Systems. Journal of Solar Energy Research, 8(3), 1599-1608. doi: 10.22059/jser.2023.359014.1298

DOI: 10.22059/jser.2023.359014.1298

DOR: 20.1001.1.25883097.2023.8.3.3.3



Arun et al. [1] proposed a parallel-linked NPC-PWM inverter for motor transmission, and various modulation techniques are examined to identify the optimal modulation approach. Arun et al. [2] described a brand-new PWM technique for removing common-mode voltage in odd multilevel inverters that is built on the three zero common-mode vector principles. This PWM method can be represented similarly to traditional PWM in multilevel inverters and can be accurately depicted in an active two-level voltage converter. The main objective is to improve efficiency by combining cells with different characteristics, but this is limited by the need for separate supplies for each cell is presented by Arun et al. [3]. To address this issue, several three-phase inverter designs have been used as high-voltage cells. The study compares cascaded H-Bridge inverters and multiple circuits with diode-clamped inverters, as well as mitigation techniques such as SPWM. Vijayakumar et al. [4] presented the primary benefit of the CHB topology is the high accuracy output voltage achieved by raising the number of voltage levels. For CHB constructions, it is essential to use numerous independent DC voltage sources. Both controllers are modified in accordance with the dynamic behaviour of the proposed model for each ACHMI in the N-series H-bridge converter at each output interface. Each ACHMI is given a unique number. A thorough analysis of the various PWM techniques will be provided, along with an assessment of their benefits and drawbacks and a foundation for choosing the best technique Total harmonic distortion (THD) over the full linear modulation index range, voltage and current patterns, and spectra are used as the general figures of merit to evaluate the PWM techniques are presented by Arun et al. [5]. In addition, a novel open-switch faultdiagnostic technique for an N-level cascaded Hbridge multilevel inverter is presented by Sébastien [6] in this article, which makes use of half-cycle bridge voltages as fault-identifying traits. For cascaded inverters with different voltage levels, this quick detection technique can spot the faulty switch within one fundamental output voltage interval. Venkataramanaiah et al.[7] developed a single-phase multilevel inverter with enhanced output voltage quality with asymmetrically regulated DC-link voltages by lowering total harmonic distortion (THD) and filter size. For uneven numerous inverter setups, hybrid inverters are favoured because of their higher effectiveness. Kamaldeep Boora and Jagdish Kumar [8] discussed multilevel inverters (MLIs) are widely used in high-power applications. Tiago et al. [9] presented MLIs are mostly used in high-voltage applications due to their numerous benefits, which include improved power quality, reduced voltage stress across power switches, conformance with

electromagnetic fields, and smaller component sizes. H-bridge based cascaded Various MLI configurations have been proposed by Vafakhah et al. [10]and Grandi et al. [11] with different approaches to determine the size of the sources. These inverters employ a wide range of DC source voltage magnitudes to synthesize the desired output level is presented by Arash et al. [12] and Anilkumar et al [13]. Arun et al. [14] developed a cascaded MLI utilizes series connections of elementary units to generate positive output levels and adds an H-bridge for voltage generation in both cycles. Although this design consists of various voltage sources and power switches, it requires a high number of DC sources for low-level MLIs.

Vijayakumar et al. [15] developed an asymmetrical MLI with an E-type module is presented, aiming to reduce components and generate output in both cycles without the need for an Hbridge. However, this MLI can only operate with asymmetric binary DC link voltage. Babaei et al [16]-[18] introduces a new basic unit for cascaded MLI, but the quantity of input sources, IGBTs, and drivers in this unit is high. Samadaei et al. [19] and Alishah et al. [20] presented a new hybrid symmetric and asymmetric cascaded MLIs, but these topologies also require a higher number of input voltage sources in their basic units. Gautam [21] and Boora and Kumar in [22] developed MLIs with fewer components have been designed, but to achieve the desired output voltage levels, a variety of DC sources are still needed. The trinary DC source MLI is presented by Majumdar et al. [23] with 10 switches and 2 input sources. However, this proposed MLI requires an H-bridge unit to generate negative voltage levels, and the switching elements of the output H-bridge are under significant voltage stress, which is a notable drawback of the topology. Bana et al. [24], Zeng et al. [25] and Prabaharan et al. [26] proposed a modified MLI configurations with reduced components, but these topologies also rely on a large number of DC sources to generate the desired voltage output levels. However, the majority of the previously listed setups suffer from an array of major issues are presented by Salem et al. [27] and Mondol et al. [28]. The overabundance of switching devices, Total Standing Voltage (TSV) issues, an excess of DC voltage sources and capacitors, a requirement for a supplementary polarity creating a circuit, high voltage rating of the switches, and an enormous number of high-frequency switching shifts during working all contribute to higher losses. To overcome these constraints, this work proposes an ASRNLI configuration that seeks to alleviate these difficulties. In this study, level-shifted PWM

(LSPWM) is employed, and MATLAB SIMULINK is used for the modelling tests.

The suggested configuration exhibits several key characteristics as follows:

- To achieve the highest output voltage levels, the design employs a minimal number of power electronic components, specifically reducing switches and DC sources.
- With fewer switches involved, a straightforward modulation approach effectively governs the ASRNLI setup.
- Additionally, each mode of operation entails a maximum of three switches conducting, leading to reduced switching transitions and lower conduction losses, resulting in higher overall efficiency.
- Despite utilizing only two non-identical DC sources, the configuration manages to generate a 9-level voltage output by skilfully integrating these two voltage sources.
- Notably, it incorporates a built-in capability to produce negative voltage levels without necessitating a separate H-bridge arrangement, thereby reducing Total Standing Voltage (TSV).

2. ASRNLI Circuit Topology

The circuitry required for the ASRNLI modular design is Shown in Figure.1. It has nine switches, eight of which are linear and one of which is reversible, as well as two DC sources. Every unidirectional switch is an IGBT that is linked to an antiparallel diode. (Current flow is reversible and unidirectional for voltage). The circuit being used contains nine switches, but only a maximum of four will be utilized to generate the intended output. This will result in minimal losses and a straightforward movement process. Additionally, the circuit will obtain some of the required DC voltage from two separate sources.

The switch that can operate in two directions, for both voltage and current, is made up of two unidirectional switches. The third configuration, with a V2/V1 number of 3, is used to locate the DC sources. A nine-level outcome is produced by this combo, with four positive, negative and one zero level. Without the use of an H-bridge circuit, this topology's primary characteristic is its capacity to generate various voltage values for negative and positive phases. The switches wiring prevents the anti-parallel diodes from moving from biased presented by Akbari et al. [29], which might lead to the sources being short-circuited. If the switches in (S1, S2, S3), (S3, S5, S6), (S4, S5, S7), (S3, S4, S6, S7), and (S7, S8, S9) are simultaneously turned ON, the DC sources will short circuit. Figure.2 shows various switching states are used to produce positive values.

To prevent this, the ASRNLI topology carefully selects the switching state to minimize the inactive band, considering all conditions. Pal et al. [30] presented an idea to cut the expense of the switch, the total standing voltage (TSV) for each level and the specific voltage stress of each switch. The unbalanced MLI architecture causes the TSV to be impacted by the voltage of the same level. The MLI's numerous switching states exhibit different positive and negative voltage levels. Switches are only activated once or twice during a half cycle. As a result, it lowers the module's switching losses for the low-level frequency PWM technique used in this research. The two major factors to consider when selecting switches for low-frequency MLI are the limiting voltage and the ability to control current in the ON state. The maximum voltage for each switch is managed by the tiered structure.

To comprehensively assess the advantages and drawbacks of the proposed structure, a comparative analysis is conducted between the recommended configuration and other recently developed MLI setups documented in existing literature. This comparison takes into account various factors, such as the number of DC voltage sources, switches, drivers, diodes, capacitors, and polarity generation.

Among the mentioned configurations, the proposed N9LI design stands out as the top performer in all aspects of comparison. When contrasted with other MLI configurations, the suggested N9LI demonstrates significant benefits in terms of reducing the required number of DC sources and components, leading to space-saving advantages and cost reduction in installation. Additionally, a noteworthy feature is its capability to generate negative voltage levels without the need for any additional circuitry.

This advantageous ability, combined with lower stress on components and devices, showcases the effective functionality of the suggested inverter compared to other existing topologies in the literature.

It is essential to highlight that while a few MLI configurations in the literature require a similar number of sources and switches, those setups rely on separate H-bridge arrangements to achieve both positive and negative voltage levels.

Arun et al./Journal of Solar Energy Research Volume 8 Number 3 Summr (2023) 1599-1608



Figure. 1 shows the ASRNLI circuit diagram.





(a) Vdc











(d) 4Vdc

1602



(e) 0 Vdc Figure.2. Various switching states are used to produce positive values.

3. Level Shifted PD PWM

For a K-level inverter in an LSPWM approach, a similar frequency and peak-to-peak magnitude (K-1) carriers were used. Due to its ease of implementation, clear conceptualization implications, and adaptable control degrees, LS-PDPWM modulation is well-suited to become widespread in MLIs. In this case, a voltage output with nine distinct steps is generated using eight carrier signals. Carrier frequencies and peak-to-peak amplitudes are standardized across all occupied frequency bands. This configuration of carriers is known as the "phase disposition PWM approach." The basic frequency-modulating wave is set to be the zero-point reference. As can be seen in Figure. 3 (a)the peak value of the carrier signals swings from 0 to +4 and from -4 to 0. The carrier group has a hierarchy on both the top and bottom of the zero frames. Therefore, if the modulating signal is greater than the carrier signal, the initial triggering signal is immediately created by comparing a sinusoidal modulating signal with a triangular carrier signal employing a comparator circuitry. The suitable switching signal for switching equipment is subsequently produced using the proper logical circuits. In the suggested arrangement with nine levels, Figure. 3(b) depicts the switching pulses associated with each of the switches.

4. Findings of ASRNLI Configuration

In MATLAB/SIMULINK, [14]-[15] the ASRNLI arrangement is developed and simulated using the LS-PDPWM technique for performance verification. The resulting 9-level waveform can be represented by voltages of 0, $\pm 100V$, $\pm 200V$, $\pm 300V$, and $\pm 400V$.



During the simulation investigation, specific parameters were considered, including a 200-ohm R load, V1=100V, and V2=300V. The results, along with the corresponding harmonic bands at a modulation index (MI) of 1, are illustrated in Figs. 4 and 5. At the peak fundamental voltage of 400V, the voltage and current output waveforms exhibit a Total Harmonic Distortion (THD) of 13.50%. Furthermore, Figs. 6 and 7 present the wave patterns of the voltage and current, along with the harmonic spectrum response for MI 0.95, respectively



Figure. 4. PD Technique for R-load output voltage and current (modulation index 1)



The ASRNLI system achieves a peak voltage of 359.9V, accompanied by a Total Harmonic Distortion (THD) of 16.68%. Figs. 8 and 9 showcase the waveform and harmonic voltage spectrum response for an MI of 0.9, respectively. The resulting waveform exhibits a total harmonic content of 16.99% and a peak fundamental voltage of 338.9V. Table II provides the performance factors associated with experimental results for modulation index (ma) values ranging from 0.9 to 1.



Figure.6.PD Technique for R-load output voltage and current (modulation index 0.95)



Figure.7.Voltage and Current THD for R load with modulation index 0.95



Figure.8.PD Technique for R-load output voltage and current (modulation index 0.9)



Figure.7.Voltage and Current THD for R load with modulation index 0.9

Table.2. S	imulation	results	for	R-load
------------	-----------	---------	-----	--------

Ma	THD (V)	THD (I)	V _{RMS}	I _{RMS}
1	13.50%	13.50%	283.6	0.709
0.95	16.99%	16.99%	269.1	0.6729
0.9	16.76%	16.76%	254.5	0.6364



Figure.8. Prototype of ASRNLI

The results of the single phase nine level inverter experimental investigation with the SPARTAN-3 FPGA system are presented here. Since PWM controllers are commonly integrated into FPGAs, applicability is easy. Therefore, an FPGA is used to implement the ASRNLI in real time in this study. Multicarrier PWM control schemes for the selected inverter are generated with the help of Xilinix's system generator software. Hardware implementation involves compiling, bit-mapping, and downloading the gate signal generator model created by the system generator into a fieldprogrammable gate array (FPGA). Through the input/output lines of the FPGA, the acquired pulses are sent to pulse amplifiers before being sent to the gates of IGBTs in the recommended inverter form. Figure. 8 depicts the hardware configuration. For experimentation, the following values are used: V1 = 100V, V2 = 300 V, R = 200 ohm. Table 3 displays the performance factors associated experimental results for ma values between 0.9 and 1.

Figs. 9 and 10 display the results form and the associated harmonic bands with a modulation index (MI) of 1. At a highest fundamental voltage of 399.8V, the voltage and current output waveform have a THD of 15%. Figures. 11 and 12 depict the wave patterns of the voltage and current in addition to the harmonic spectrum response for MI 0.95, accordingly. The peak voltage of the ASRNLI system is 349.9V, with an 18.9 % THD. The waveform produced and spectrum response of the harmonic voltage for MI of 0.9 have been portrayed in Figs. 13 and 14, correspondingly. The resultant waveform exhibits a total harmonic content of 19.5 % and a highest fundamental voltage of 331.9V.



Figure. 9. PD Technique for R-load output voltage and current (Experiment - modulation index



Figure. 10. THD for R load with modulation index 1



Time in Secs

Figure. 11. PD Technique for R-load output voltage and current (Experiment - modulation index 0.95)



Figure. 12. THD for R load with modulation index 0.95



Time in Secs

Figure. 13. PD Technique for R-load output voltage and current (Experiment - modulation index 0.9)



Figure. 14. THD for R load with modulation index 0.9

Table.3.Experimental Results for R-load

Ma	THD(V)	THD(I)	VRMS	IRMS
1	15%	15%	280.6	0.6909
0.95	19.5%	19.5%	260.1	0.6129
0.9	18.9%	18.9%	251.5	0.5964

5. Conclusions

This article presents a novel MLI design aimed at achieving the highest-level count while minimizing the number of switching power components and DC power supplies. Additionally, to enhance the output voltage's quality, a carrier pulse width modulation method has been applied. The recommended inverter utilizes the PD level-shifted PWM method, which has proven successful in generating a 9-level voltage output pattern using only 9 switches and 2 DC supplies. The DC source strengths follow a ternary series of increasing magnitude. Simulation testing and laboratory-based experiments with an R load were conducted to verify the effectiveness of the suggested ASRNLI architecture. The results and discussions indicate a significant impact on both the inverter's and the output voltage's harmonic spectra. Moreover, the proposed design is well-suited for both medium-power and low-power applications. Furthermore, the configuration exhibits scalability by easily cascading additional units, enabling it to expand into a modular n-level structure, thus potential offering enhancements for future implementations.

Nomenclature

ASRNI	asymmetrical single-phase nine level inverter
CHB	Cascaded H-Bridge inverter
DC	Direct Current
FPGA	Field programmable gate array
PWM	Pulse width modulation
THD	Total harmonic distortion
LS-PD	Level shift phase disposition
Vrms	Root mean square voltage
Irms	Root mean square current

References

[1] Arun, V., Prabhu, S., Prabaharan N. and Shanthi, B. (2022). Modified Structure 9-Level Inverter (MS9LI) With Reduced On-State Switches. IEEE Canadian Journal of Electrical and Computer Engineering, 46(1), 15-23. DOI: 10.1109/ICJECE.2022.3222215

[2] Arun, V., Kumar, N.M.G. and Prabaharan, N. (2022). A hybrid reference pulse width modulation technique for binary source multilevel inverter. International Journal of Power Electronics and Drive System, 13(2), 980–987. DOI: http://doi.org/10.11591/ijpeds.v13.i2.pp980-987

[3] Arun, V, Stonier, A. A., Peter, G., Kumaresan, P., Reyes, E.M. (2022). A Modified Seven-Level Inverter with Inverted Sine Wave Carrier for PWM Control. International Trans on Elect. Energy Systems, vol. 2022, Article ID 7403079, 12 pages. https://doi.org/10.1155/2022/7403079

[4] Vijayakumar, A., Stonier, A.A., Peter, G., Loganathan, A.K., Ganji, V. (2022). Power quality enhancement in asymmetrical cascaded multilevel inverter using modified carrier level shifted pulse width modulation approach. IET Power-Electron. pp 1-13. DOI:

https://doi.org/10.1049/pel2.12429

[5] Arun, V., Prabhu, S., and Stonier, A. A., (2023) Hybrid Variable Frequency PWM Methods For Seven Level Asymmetrical Inverter (7LAI). International Conference on Power, Instrumentation, Energy and Control (PIECON), Aligarh, India, 2023, pp. 1-4. DOI: 10.1109/PIECON56912.2023.10085791

[6] Sébastien Mariéthoz. (2014). Design and Control of High-Performance Modular Hybrid Asymmetrical Cascade Multilevel Inverters. IEEE Transactions on Industry Applications, 50(6), 4018-4027. DOI: 10.1109/TIA.2014.2322133 [7] Venkataramanaiah Jammala, Suresh Yellasiri and Anup Kumar Panda. (2018). Development of a New Hybrid Multilevel Inverter Using Modified Carrier SPWM Switching Strategy. IEEE Transactions on Power Electronics, 33(10), 8192-8197. DOI: 10.1109/TPEL.2018.2801822

[8] Kamaldeep Boora and Jagdish Kumar. (2019). A Novel Cascaded Asymmetrical Multilevel Inverter with Reduced Number of Switches. IEEE Transactions on Industry Applications, 55 (6), 7389-7399. DOI: 10.1109/TIA.2019.2933789

[9] Tiago Davi Curi Busarello, Ali Mortezaei , Helmo Kelis Morales Paredes, Ahmed Al-Durra , Jose Antenor Pomilio and Marcelo Godoy Simoes. (2018). Simplified Small-Signal Model for Output Voltage Control of Asymmetric Cascaded H-Bridge Multilevel Inverter. IEEE Transactions On Power Electronics, 33(4), 3509-3519. DOI: 10.1109/TPEL.2017.2704919

[10] Vafakhah, B., Ewanchuk, J., and Salmon, J. (2011). Multicarrier Interleaved PWM Strategies for a Five-Level NPC Inverter Using a Three-Phase Coupled Inductor. IEEE Transactions on Industry Applications, 47(6), 2549-2558. DOI: 10.1109/ECCE.2010.5617869

[11] Grandi, G., Loncarski, J., and Dordevic, O. (2015). Analysis and Comparison of Peak-to-Peak Current Ripple in Two-Level and Multilevel PWM Inverters. IEEE Transactions on Industrial Electronics, 62(5), 2721-2730. DOI: 10.1109/TIE.2014.2363624

[12] Arash A., Boora, Alireza Nami Firuz Zare, Arindam Ghosh and Frede Blaabjerg. (2015). Voltage-Sharing Converter to Supply Single-Phase Asymmetrical Four-Level Diode-Clamped Inverter With High Power Factor Loads. IEEE Transactions On Power Electronics, 25, (10). 2507-2520. DOI: 10.1109/TPEL.2010.2046651

[13] Anilkumar Chappa Shubhrata Gupta, Lalit Kumar Sahu, Krishna Kumar Gupta and Hani Vahedi. (2022). Fault-Tolerant Asymmetrical Multilevel Inverter With Preserved Output Power Under Post-Fault Operation. IEEE Transactions On Industrial Electronics, 69 (7), 6764-677. DOI: 10.1109/TIE.2021.3102480

[14] Arun, V., Prabhu, S., Stonier, A. A., andShanthi, B. Design of Novel Structure Nine LevelTrinary Source Inverter. (2023). 9th InternationalConference on Electrical Energy Systems (ICEES),Chennai,India,175-178.

DOI: 10.1109/ICEES57979.2023.10110112

[15] Vijayakumar Arun., Kannan, R., Ramesh, S., Vijayakumar, M., Raghavendran, P. S., Siva Ramkumar, M., Anbarasu, P., Venkatesa Prabhu Sundramurthy. (2022). Review on Li-Ion Battery vs Nickel Metal Hydride Battery in EV. Advances in Materials Science and Engineering, 2022, Article ID 7910072, 7 pages.

https://doi.org/10.1155/2022/7910072

[16] Babaei, E., Laali. S., and Alilu, S. (2014) Cascaded Multilevel Inverter With Series Connection of Novel H-Bridge Basic Units. in IEEE Transactions on Industrial Electronics, 61(12), 6664-6671. DOI: 10.1109/TIE.2014.2316264

[17] Babaei, E. And Laali. S. (2015) Optimum Structures of Proposed New Cascaded Multilevel Inverter With Reduced Number of Components. in IEEE Transactions on Industrial Electronics, 62 (11), 6887-6895. DOI: 10.1109/TIE.2015.2437330

[18] Babaei, E., Laali. S., and Bayat, Z. (2015) A Single-Phase Cascaded Multilevel Inverter Based on a New Basic Unit With Reduced Number of Power Switches. in IEEE Transactions on Industrial Electronics, 62(2), pp. 922-929. DOI: 10.1109/TIE.2014.2336601

[19] Samadaei, E., Gholamian, S. A.,
Sheikholeslami, A., and Adabi, J. (2016) An
Envelope Type (E-Type) Module: Asymmetric
Multilevel Inverters With Reduced Components.
in IEEE Transactions on Industrial Electronics.
63(11), 7148-7156.

DOI: 10.1109/TIE.2016.2520913

[20] Alishah, R. S., Hosseini, S. H., Babaei, E. and Sabahi, M. (2017) Optimal Design of New Cascaded Switch-Ladder Multilevel Inverter Structure. in IEEE Transactions on Industrial Electronics. 64(3), 2072-2080. DOI: 10.1109/TIE.2016.2627019

[21] Gautam, S. P. (2019) Novel H-Bridge-Based Topology of Multilevel Inverter with Reduced Number of Devices. in IEEE Journal of Emerging and Selected Topics in Power Electronics, 7(4), 2323-2332. DOI: 10.1109/JESTPE.2018.2881769

[22] Boora, K., and Kumar, J. (2019) A Novel Cascaded Asymmetrical Multilevel Inverter with Reduced Number of Switches. in IEEE Transactions on Industry Applications. 55 (6), 7389-7399. DOI: 10.1109/TIA.2019.2933789

[23] Majumdar, S., Mahato, B., and Jana, K. C. (2020) Implementation of an Optimum Reduced Components Multicell Multilevel Inverter (MC-MLI) for Lower Standing Voltage, in IEEE Transactions on Industrial Electronics. 67(4), 2765-2775. DOI: 10.1109/TIE.2019.2913812

[24] Bana, P. R., Panda, K. P., and Panda, G. (2020) Power Quality Performance Evaluation of Multilevel Inverter With Reduced Switching Devices and Minimum Standing Voltage. in IEEE Transactions on Industrial Informatics, 16 (8), 5009-5022. DOI: 10.1109/TII.2019.2953071

[25] Zeng, J., Lin, W., Cen, D., and Liu, J. (2020)
Novel K-Type Multilevel Inverter With Reduced
Components and Self-Balance. in IEEE Journal of
Emerging and Selected Topics in Power Electronics,
8(4), 4343-4354.

DOI: 10.1109/JESTPE.2019.2939562

[26] Prabaharan, N. Salam, Z., Cecati, C., and Palanisamy, K. (2020) Design and Implementation of New Multilevel Inverter Topology for Trinary Sequence Using Unipolar Pulse width Modulation. in IEEE Transactions on Industrial Electronics. 67 (5), 3573-3582. DOI: 10.1109/TIE.2019.2914636

[27] Salem, H., Van Khang, K. G., Robbersmyr, M., Norambuena, and Rodriguez, J. (2021) Voltage Source Multilevel Inverters With Reduced Device Count: Topological Review and Novel Comparative Factors. in IEEE Transactions on Power Electronics, 36(3), 2720-2747.

DOI: 10.1109/TPEL.2020.3011908.

[28] Mondol, M. H., Biswas, S. P., Rahman, M. A., Islam, M. R., Mahfuz-Ur-Rahman, A. M., and Muttaqi, K. M. (2022) A New Hybrid Multilevel Inverter Topology With Level Shifted Multicarrier PWM Technique for Harvesting Renewable Energy. in IEEE Transactions on Industry Applications, 58(2), 2574-2585.

DOI: 10.1109/IAS44978.2020.9334754.

[29] Akbari, J., Ebrahimi, Y., Jafarian and Bakhshai, A. (2022) A Multilevel Inverter Topology With an Improved Reliability and a Reduced Number of Components. in IEEE Journal of Emerging and Selected Topics in Power Electronics, 10 (1), 553-563.

DOI: 10.1109/JESTPE.2021.3089867

[30] Pal, P. K., Jana, K. C., Siwakoti, Y. P., Majumdar, S., and Blaabjerg, F. An Active-Neutral-Point-Clamped Switched-Capacitor Multilevel Inverter With Quasi-Resonant Capacitor Charging, in IEEE Transactions on Power Electronics, 37(12), 14888-14901. DOI: 10.1109/TPEL.2022.3187736