<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE ArticleSet PUBLIC "-//NLM//DTD PubMed 2.7//EN" "https://dtd.nlm.nih.gov/ncbi/pubmed/in/PubMed.dtd">
<ArticleSet>
<Article>
<Journal>
				<PublisherName>University of Tehran</PublisherName>
				<JournalTitle>Journal of Solar Energy Research</JournalTitle>
				<Issn>2588-3097</Issn>
				<Volume>8</Volume>
				<Issue>1</Issue>
				<PubDate PubStatus="epublish">
					<Year>2023</Year>
					<Month>01</Month>
					<Day>01</Day>
				</PubDate>
			</Journal>
<ArticleTitle>Improved Low Voltage Ride-through Capability of PV Connected to the Unbalanced Main Grid</ArticleTitle>
<VernacularTitle></VernacularTitle>
			<FirstPage>1326</FirstPage>
			<LastPage>1344</LastPage>
			<ELocationID EIdType="pii">90405</ELocationID>
			
<ELocationID EIdType="doi">10.22059/jser.2022.351322.1264</ELocationID>
			
			<Language>EN</Language>
<AuthorList>
<Author>
					<FirstName>Alireza</FirstName>
					<LastName>Azamian</LastName>
<Affiliation>Faculty of Engineering, Lorestan University, Khorramabad, Iran</Affiliation>

</Author>
<Author>
					<FirstName>Behrooz</FirstName>
					<LastName>Rezaeealam</LastName>
<Affiliation>Faculty of Engineering, Lorestan University, Khorramabad, Iran</Affiliation>

</Author>
<Author>
					<FirstName>Teymoor</FirstName>
					<LastName>Ghanbari</LastName>
<Affiliation>School of Advanced Technologies, Shiraz University, Shiraz, Iran</Affiliation>

</Author>
<Author>
					<FirstName>Esmaeel</FirstName>
					<LastName>Rokrok</LastName>
<Affiliation>Faculty of Engineering, Lorestan University, Iran</Affiliation>

</Author>
</AuthorList>
				<PublicationType>Journal Article</PublicationType>
			<History>
				<PubDate PubStatus="received">
					<Year>2022</Year>
					<Month>11</Month>
					<Day>18</Day>
				</PubDate>
			</History>
		<Abstract>Because of the commitment between the large-scale photovoltaic power plants and the main grid to cope with different low voltage conditions in the grid, Low Voltage Ride Through (LVRT) capability of such plants is necessary. Handling this situation is more challenging when the main grid is under unbalanced conditions.  In this paper, a new LVRT approach is proposed to reduce oscillations in this situation. To this end, the simultaneous positive, negative, and zero sequences control (PNZSC) method is proposed to provide a suitable reference current for eliminating oscillations of the active power, and similarly to reduce voltage oscillations of the DC side. The zero sequence control is achieved through proper inverter switching.&lt;br /&gt;Also, this method limits the inverter output current to the maximum rated value. A Dual Second Order Generalized Integrator - Frequency Locked Loop (DSOGI-FLL) is used for better synchronizing of the inverter to the grid, in asymmetric faults. Besides, an interleaved DC-DC converter and a Neutral Point Clamped (NPC) Inverter are used to reduce Total Harmonic Distortion (THD) and losses. The performance of the proposed approach is confirmed using simulation of different possible scenarios in MATLAB/Simulink environment.</Abstract>
		<ObjectList>
			<Object Type="keyword">
			<Param Name="value">LVRT</Param>
			</Object>
			<Object Type="keyword">
			<Param Name="value">Zero Sequence Current</Param>
			</Object>
			<Object Type="keyword">
			<Param Name="value">DSOGI-FLL</Param>
			</Object>
			<Object Type="keyword">
			<Param Name="value">PNZSC strategy</Param>
			</Object>
			<Object Type="keyword">
			<Param Name="value">Braking Resistor</Param>
			</Object>
		</ObjectList>
<ArchiveCopySource DocType="pdf">https://jser.ut.ac.ir/article_90405_d5ae77f711fab83e7fda41ce8c32a45e.pdf</ArchiveCopySource>
</Article>
</ArticleSet>
